Form PTO-1449 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY DOCKET NO. 0325.00292	SERIAL NO. 09/475,879
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	APPLICANT: Timothy M. Lacey et al.	
	FILING DATE December 30, 1999	GROUP 2819

U.S. PATENT DOCUMENTS

Examiner Initial	Document No.	Date	Name	Class	Sub-Class	Filing Date
AT	4,878,200	10/31/1989	Asghar et al.	365	189.02	
	5,136,188	8/4/1992	Ha et al.	307	465	
	5,280,202	1/18/1994	Chan et al.	307	465	
	5,384,745	1/24/1995	Konishi et al.	365	230.03	
	5,422,833	6/6/1995	Agrawal et al.	364	489	
	5,451,887	9/19/1995	El_Avat et al.	326	39	
	5,455,525	10/3/1995	Ho et al.	326	41	
	5,521,529	5/28/1996	Agrawal et al.	326	41	
	5,537,057	7/16/1996	Leong et al.	326	41	
	5,781,030	7/14/1998	Agrawal et al.	326	39	
V	5,799,176	8/25/1998	Kapusta et al.	395	556	

FOREIGN PATENT DOCUMENTS

	Document No.	Date	Country	Class	Sub-Class	Transl. Yes	Transl. No

AT	"HYBRID PRODUCT TERM AND LUT BASED ARCHITECTURES USING EMBEDDED MEMORY BLOCKS", By Frank Heile and Andrew Leaver, pp. 13-16.
	"AN INNOVATIVE, SEGMENTED HIGH PERFORMANCE FPGA FAMILY WITH VARIABLE-GRAIN-ARCHITECTURE AND WIDE-GATING FUNCTIONS", By Om Agrawal et al., pp. 17-26.
	"A NEW HIGH DENSITY AND VERY LOW COST REPROGRAMMABLE FPGA ARCHITECTURE", By Sinan Kaptanoglu et al., pp. 3-12.
	"XC4000E AND XC4000X SERIES FIELD PROGRAMMABLE GATE ARRAYS", XILINX, May 14, 1996 (Version 1.6), pp. 6-5 to 6-72.
	"XC4000XLA/XV FIELD PROGRAMMABLE GATE ARRAYS", XILINX, October 18, 1999, pp. 6-157 to 6-170.
V	"VIRTEX™ 2.5V FIELD PROGRAMMABLE GATE ARRAYS", XILINX, April 2, 2001, pp. 1-20.

Examiner 10/5/01	Date Considered

Examiner: Initial if references considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PTO-1449 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY DOCKET NO. 0325.00292	SERIAL NO. 09/475,879
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	APPLICANT: Timothy M. Lacey et al.	
	FILING DATE December 30, 1999	GROUP 2819

U.S. PATENT DOCUMENTS

Examiner Initial	Document No.	Date	Name	Class	Sub-Class	Filing Date
AT	5,811,984	9/22/1998	Ashmore, Jr. et al.	326	39	
	5,818,254	10/6/1998	Agrawal et al.	326	39	
	5,848,285	12/8/1998	Kapusta et al.	395	800.01	
	5,966,027	10/12/1999	Kapusta et al.	326	39	
	6,049,223	4/11/2000	Lytle et al.	326	40	
	6,058,452	5/2/2000	Rangasayee et al.	711	108	
	6,134,181	10/17/2000	Landry	365	233	
	6,137,307	10/24/2000	Nayak	326	39	
	6,191,998	2/20/2001	Reddy et al.	365	230.05	
D	6,201,407	3/13/2001	Kapusta et al.	326	39	

FOREIGN PATENT DOCUMENTS

	Document No.	Date	Country	Class	Sub-Class	Transl. Yes	Transl. No

OTHER DOCUMENTS (Incl. Author, Title, Date, Pertinent Pages, etc.)

	"COOLRUNNER® XPLA3 CPLD", XILINX, April 11, 2001, pp. 1-10.
AT	"SPARTAN AND SPARTAN-XL FAMILIES FIELD PROGRAMMABLE GATE ARRAYS", XILINX, March 2, 2000, pp. 4-1 to 4-66.
	"XC9500XV FAMILY HIGH-PERFORMANCE CPLD", XILINX, January 15, 2001, pp. 1-18.
	"INTEGRATED PRODUCT-TERM LOGIC IN APEX 20K DEVICES", ALTERA, April 1999, ver. 1.0, pp. 1-12.
	"APEX II PROGRAMMABLE LOGIC DEVICE FAMILY", ALTERA, May 2001, ver. 1.1, pp. 1-96.
D	"FLEX 8000 PROGRAMMABLE LOGIC DEVICE FAMILY", ALTERA, June 1999, ver. 10.01, pp. 349-410.

Examiner	Date Considered 10/5/01

Examiner: Initial if references considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PTO-1449 U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY DOCKET NO. 0325.00292	SERIAL NO. 09/475,879
INFORMATION DISCLOSURE STATEMENT BY APPLICANT	APPLICANT: Timothy M. Lacey et al.	
	FILING DATE December 30, 1999	GROUP 2819

U.S. PATENT DOCUMENTS

Examiner Initial	Document No.	Date	Name	Class	Sub-Class	Filing Date

FOREIGN PATENT DOCUMENTS

	Document No.	Date	Country	Class	Sub-Class	Transl. Yes	Transl. No

OTHER DOCUMENTS (Incl. Author, Title, Date, Pertinent Pages, etc.)

AF	"MAX 7000 PROGRAMMABLE LOGIC DEVICE FAMILY", ALTERA, March 2001, ver. 6.1, pp. 1-62.
	"MAX 9000 PROGRAMMABLE LOGIC DEVICE FAMILY", ALTERA, July 1999, ver. 6.01, pp. 1-40.
D	"FLEX 10K EMBEDDED PROGRAMMABLE LOGIC DEVICE FAMILY", ALTERA, March 2001, ver. 4.1, pp. 1-128.
	"MACH 5 CPLD FAMILY - FIFTH GENERATION MACH ARCHITECTURE", Lattice Semiconductor Corp., Rev. 1, September 2000, p. 1-47.

Examiner	Date Considered 10/5/01

Examiner: Initial if references considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.